Symbolic Veri cation With Gap-Order Constraints

نویسندگان

  • Laurent Fribourg
  • Julian Richardson
چکیده

Finite state automata with counters are useful for modeling systems with discrete parameters. The calculation of state invariants is an important tool in the analysis of such systems. Previous authors have presented techniques for the calculation of state invariants based on their approximation by convex polyhedra or periodic sets. In this paper we present a new method for the calculation of invariants for nite state automata with counters, based on their representation by gap-order constraints. This method diiers from previous approaches by exploiting existing techniques for the calculation of least xed points. The use of least xed points reduces the need for approximation and allows the generation of non-convex invariants. We do not need to specify the initial inputs to the automaton, but can leave them as uninstantiated parameters, or partially specify them using gap-order constraints.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Towards a Verification Technique for Large Synchronous Circuits

We present a symbolic simulation based veri cation approach which can be applied to large synchronous circuits A new technique to encode the state and input constraints as parametric Boolean expressions over the state and input variables is used to make our symbolic simulation based veri cation approach e cient The constraints which are encoded through parametric Boolean expressions can involve...

متن کامل

Veri cation of Java Programs using Symbolic Execution and Invariant Generation Corina S

Software veri cation is recognized as an important and difcult problem. We present a novel framework, based on symbolic execution, for the automated veri cation of software. The framework uses annotations in the form of method speci cations and loop invariants. We present a novel iterative technique that uses invariant strengthening and approximation for discovering these loop invariants automa...

متن کامل

Automatic Symbolic Veri cation of Embedded Systems

We present a model-checking procedure and its implementation for the automatic veri cation of embedded systems. The system components are described as Hybrid Automata|communicating machines with nite control and real-valued variables that represent continuous environment parameters such as time, pressure, and temperature. The system requirements are speci ed in a temporal logic with stop watche...

متن کامل

Cmos Circuit Veriication with Symbolic Switch-level Timing Simulation

CMOS Circuit Veri cation with Symbolic Switch-Level Timing Simulation Clayton B. McDonald ([email protected]) Randal E. Bryant ([email protected]) Electrical and Computer Engineering Department Carnegie Mellon University 5000 Forbes Ave, Pittsburgh, PA 15213 Abstract Symbolic switch-level simulation has been extensively applied to the functional veri cation of CMOS circuitry. We have ex...

متن کامل

Clock Restriction Diagram: Yet Another Data-Structure for Fully Symbolic Veri cation of Timed Automata

Modern model-checkers for real-time systems are usually built around symbolic manipulation procedures of zones, which mean behavior-equivalent dense-time state subspaces and are represented by sets of clock di erence constraints. We propose CRD (Clock Restriction Diagram), which is a BDD-like data-structure for recording sets of zones, with related set-oriented operations for fully symbolic ver...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1996